I. INTRODUCTION
A control unit (CU) is one of the important blocks of any digital system [1] . The problem of hardware amount reduction is an important problem connected with implementation of logic circuits of CUs [2] . Peculiarities of a control algorithm to be implemented as well as logic elements in use should be taken into account to solve this problem. In this article we propose a method of this problem solution in case when a linear control algorithm is implemented using complex programmable logic devices (CPLD). We discuss the case when macrocells of programmable array logic (PAL) and embedded memory blocks (EMB) are used in a CPLD chip [3, 4] . In a linear algorithm there are more than 75% of operator vertices [5] . The compositional microprogram control units (CMCU) [5] are widely used for interpretation of linear algorithms. An approach based on existence of pseudoequivalent operational linear chains (POLC) is proposed in [6, 7] for optimization of CMCU with code sharing [5] . But this approach does not decrease the hardware amount for a block of microoperations. The development of this approach is proposed in this article, which is based on coding of collections of microoperations [2] .
The aim of this research is CMCU logic circuit optimization due to introduction in the format of microinstruction the special fields with codes of classes of POLCs and collections of microoperations.
The task of research is development of synthesis method allowing decrease for the numbers of macrocells PAL and blocks EMB in the logic circuit of CMCU. A control algorithm is represented by a graph-scheme of algorithm (GSA) [8, 9] .
II. ANALYSIS OF CMCU WITH CODE SHARING
Let a control algorithm to be interpreted be represented by a graph-scheme of algorithm (GSA) Г [9] . Let this GSA be characterized by the set of vertices
and the set of arcs E , where 0 b is an initial vertex, E b is a final vertex, 1 E is a set of operator vertices, and 2 E is a set of conditional vertices. Each operator vertex
, where
is a set of data-path microoperations. Each conditional vertex
is a set of logical conditions (input signals). A GSA Γ is named a linear GSA [5] if the number of its operator vertices exceeds 75% of the total their number in the GSA.
Let the set
is an operational linear chain (OLC) [5] . Any , where 
. If
(5) takes place, then the model of CMCU with code sharing 1 U can be used for interpretation of GSA Г (Fig. 1) . 
U
In CMCU 1 U , a block of microinstruction addressing (BMA) implements the system of input memory functions for counter CT and register RG:
Let us point out that in the case of CMCU 1 U an address of microinstruction is represented as the following one:
where q b is a component of OLC C g ∈ α and "*" is a sign of concatenation. The CMCU 1 U operates in the following order. OLC [5] if their outputs are connected with input of the same vertex of GSA Γ . The hardware amount in logic circuit of BMA can be decreased due to introduction of a special block for transforming the OLC codes into the codes of the classes of pseudoequivalent OLC named as a code transformer (TC) [5] . But the TC consumes some resources of the chip in use.
In this article we propose to use free cells of CM for this transformation. To reduce the number of EMB in the control memory, we propose to use the maximum encoding of collections of microoperations [2] . 
Let us use variables V v r ∈ for this encoding, where
In the process of CMCU synthesis, an initial GSA Г is transformed and additional variables 
Let us use variables Z z r ∈ for this encoding, where
In this case the control memory includes two blocks [5] , namely a block of micromemory (BMM) and a block of microoperation (BMO). The BMM generates functions ) ,
and the BMO generates variables
In this article we propose to include the fields
These microinstructions include I R bits, where
(12) Both BMM and BMO are implemented using EMBs having t outputs. Assume that each EMB includes q words and
The block BMM has Y R outputs and it is implemented using 1 n blocks EMB, where
In this case, there are 3 R free bits in the word of BMM, where
These free bits can be used for keeping of some part
All bits of
are generated by the BMM if the following condition takes place:
(16) Otherwise, the block of code transformer (BCT) is used to generate the rest of the bits, 4 R , where
These bits form a part 2 V of the code
. This approach leads to a CMCU 2 U (Fig. 2) . 
In CMCU 2 U , the block BMA implements functions
and the block BCT implements functions ) (τ
(20) The following conditions take places:
Functions of other blocks have been already discussed. Let us point out that logic circuits of BMA, CT, RG and TF are implemented using PAL macrocells, whereas circuits of BMM and BMO using EMBs. Logic circuits of BCT can be implemented using either PAL macrocells or EMBs.
In this article the following synthesis method is proposed for the CMCU 2 U : 1. Construction of sets C , 1 C and C Р for GSA Г . , where 
. To satisfy the condition (4), let the first component of each OLC C g ∈ α have code 00, the second 01, the third 10, and the fourth 11. It leads to microinstruction addresses ) ( q b A shown in Table 1 . Obviously, collections of microoperations are taken from the GSA 1 Г , but we do not show it. As follows from 
It is enough to replace the collections in Table 1 by their codes to specify the block BMM. Each output of OLC
is complemented by value of the first bit of code
. In our example, the block BMM is represented by Table 3 , and the variable 1 v is included in the output of OLC 7 α . (Table 4) . To construct the table of transitions for CMCU 2 U , it is necessary to construct the system of generalized formulae of transitions [4] for classes 
Such a system is the base for construction of CMCU transition table including the following columns: i B , 
In system (24), the symbol rh l stands for value of the bit r of code
from the line h of the table:
For example, the following system can be derived from Table 5 :
V . In our example, Table 6 represents the block BCT. U is reduced to implementation of systems (18)-(19) using PAL macrocells, and tables similar to Table 3, Table 4, and Table 6 using EMB. To solve this task, a designer can use either standard tools [4] or some known methods [8] . We do not discuss this step also.
Let 
V. CONCLUSION
In this article we propose the method oriented on decrease for the number of macrocells in the logic circuit of CMCU. The method is based on including the field with code of class of pseudoequivalent OLC into the microinstruction format. The size of CMCU control memory is decreased too due to maximal encoding of collections of microoperations. To decrease the number of macrocells in the block of microinstruction addressing, the special code transformer is used. It transforms OLC codes into codes of their classes. This block can be absent it condition (16) takes place. In this case, the transformation is executed by CMCU block of micromemory.
But such an approach leads to the CMCU 2 U with less performance than this characteristic of CMCU with code sharing. Let us point out that reduction of the number of the macrocells in logic circuit can result in decrease of its levels. It can compensate the negative effect of the memory splitting by two blocks. We made some examples of synthesis using the standard package WebPack. The results show that the number of macrocells is decreased up to 30%, and the number of required memory blocks are decreased up to 50%. Comparison is given for CMCU 1 U and 2 U . In the same time, the number of levels in logic circuit of CMCU 2 U is decreased up to 2-3. Let us remind, that the proposed method can be applied only for linear GSA, when condition (5) takes place.
The scientific novelty of proposed method is determined by use of the classes of pseudoequivalent OLC and free resources of EMB for decreasing the number of macrocells in block of microinstruction addressing. Besides, application of encoding of collections of microoperations allows decrease for required memory resources. The practical significance of the method is determined by decrease for the number of macrocells and EMB in CMCU logic circuit, It allows to design the circuits with less amount of hardware in comparison with known control units oriented on linear GSAs.
